



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/042,082	01/07/2002	Christopher Michael Abernathy	AUS920010807US1	6560
7590 03/28/2006			EXAMINER	
Gregory W. Carr Carr & Storm, L.L.P. 670 Founders Square 900 Jackson Street Dallas, TX 75202			CHEN, TSE W	
			ART UNIT	PAPER NUMBER
			2116	
DATE MAILED: 03/28/2006				

Please find below and/or attached an Office communication concerning this application or proceeding.

6

<b>Office Action Summary</b>	Application No. 10/042,082	Applicant(s) ABERNATHY ET AL.	
	Examiner Tse Chen	Art Unit 2116	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 28 February 2004.
- 2a) ☒ This action is **FINAL**.                      2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-18 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 18 is/are allowed.
- 6) ☒ Claim(s) 1-17 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

### DETAILED ACTION

1. It is hereby acknowledged that the following papers have been received and placed of record in the file: Amendment dated February 28, 2006.

2. Claims 1-18 are presented for examination.

#### *Claim Rejections - 35 USC § 103*

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-3, 8, 11-13, 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Khan et al., US Publication 20020116181, hereinafter Khan, in view of Fletcher et al., US Patent 6611920, hereinafter Fletcher.

5. In re claim 1, Khan discloses a microprocessor [100] configured for executing at least one instruction [0044], the microprocessor having a main processor clock [508; some clock to enable executing instructions per X cycle] [0077], the microprocessor comprising:

- A first stage [554] having one or more storage components [inherently, a storage component in the broadest interpretation is needed to receive data for processing] configured for storing operand data of the at least one instruction, the first stage being clocked by at least a first clock [first pulse] derived from the main processor clock [0068, 0077, 0081; first clock pulse to drive first stage derived from enablement of 508].

Art Unit: 2116

- A first combinatorial logic [554] connected to the first stage for receiving the operand data from the first stage and configured for processing the operand data [cordic processes sine and cosine waves] and generating first output data [0062, 0068, 0077].
  - A second stage [556] of one or more storage components [inherently, a storage component in the broadest interpretation is needed to receive data for processing] configured for storing the first output data, the second stage being clocked by at least a second clock [second pulse] derived from the main processor clock [0068, 0077-78, 0081; second clock pulse to drive second stage derived from enablement of 508].
  - Control logic [504] that is at least configured to generate at least one instruction-valid control bit [control signal], wherein the at least one instruction-valid control bit is configured to selectively disable only the first clock derived from the main processor clock if a first stage is unused *or* to disable only the second clock derived from the main processor clock if a second stage is unused [0081].
  - A second combinatorial logic [556] connected to the second stage for receiving the first output data from the second stage and configured for processing the first output data and generating second output data [0062, 0068, 0077].
6. Khan did not disclose explicitly that the clocks are to be operational only during a period of time when the operand data is processed by the combinatorial logic or discuss a scan mode.
7. Fletcher discloses a microprocessor [integrated circuit] configured for executing at least one instruction, the microprocessor having a main processor clock [fig.3; abstract], the microprocessor comprising:

- A first stage [310.1] having one or more storage components [inherently, a storage component in the broadest interpretation is needed to receive data for processing] configured for storing operand data of the at least one instruction, the first stage being clocked by at least a first clock [320.1] derived from the main processor clock [col.4, ll.6-26].
- A first combinatorial logic [310.1] connected to the first stage for receiving the operand data from the first stage and configured for processing the operand data and generating first output data, wherein the first clock is operational only during a first period of time when the operand data is processed by the first combinatorial logic [col.4, ll.1-60; operational only during time used in order to reduce power consumption].
- A second stage [310.2] of one or more storage components [inherently, a storage component in the broadest interpretation is needed to receive data for processing] configured for storing the first output data, the second stage being clocked by at least a second clock derived from the main processor clock [col.4, ll.6-26].
- Control logic [e.g., scheduler] that is at least configured to generate at least one instruction-valid control bit [valid, enable signal] [col.3, ll.19-25, ll.53-67], wherein the at least one instruction-valid control bit is configured to disable a first clock derived from the main processor clock if a first stage is unused *or* to disable a second clock derived from the main processor clock if a second stage is unused [col.4, ll.48-53; deactivate valid signal would deactivate the clock when first stage is not to be used], and wherein the at least one instruction-valid control bit is configured to enable the first clock and the second clock in response to a scan mode signal [override] [col.6, ll.14-23].

- A second combinatorial logic [310.2] connected to the second stage for receiving the first output data from the second stage and configured for processing the first output data and generating second output data, wherein the second clock is operational only during a second period of time when the first output data is processed by the second combinatorial logic [col.4, ll.1-60; operational only during time used in order to reduce power consumption].

8. It would have been obvious to one of ordinary skill in the art, having the teachings of Fletcher and Khan before him at the time the invention was made, to modify the microprocessor taught by Khan to include the teachings of Fletcher, in order to obtain the claimed microprocessor. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to reduce power consumption and avoid contentions during startup [Fletcher: col.1, l.63 – col.2, l.6; col.6, ll.23-32].

9. As to claim 2, Fletcher discloses the microprocessor comprising:

- A first local clock buffer [320.1] connected to the first stage for providing at least the first clock to the first stage only during the first period of time [col.4, ll.1-60].
- A second local clock buffer [320.2] configured for generating the second clock and connected to the second stage for providing at least the second clock to the second stage only during the second period of time [col.4, ll.1-60].

10. As to claim 3, Fletcher discloses each and every limitation of the claim as discussed above in reference to claim 2, including:

- A dynamic clock-control unit [330.1 and 340.1] connected to at least the first local clock buffer for providing a first control signal [output of 330.1] to at least the first local clock

Art Unit: 2116

buffer and configured for generating the first control signal, the first control signal enabling the first clock signal to be operational only during the first period of time [col.4, ll.15-60].

11. As to claim 8, Fletcher discloses the microprocessor wherein the second period of time is automatically determined by delaying the first period of time by one cycle of the main processor clock [col.4, ll.27-57].

12. In re claim 11, Khan and Fletcher disclose each and every limitation of the claim as discussed above in reference to claim 1. Khan and Fletcher disclose the microprocessor; therefore, Khan and Fletcher disclose the method of using the microprocessor.

13. As to claim 12, Khan and Fletcher disclose each and every limitation of the claim as discussed above in reference to claims 11 and 2.

14. As to claim 13, Khan and Fletcher disclose each and every limitation of the claim as discussed above in reference to claims 11 and 3.

15. In re claim 17, Khan discloses a method for an execution unit [500] using pipeline wave flow control having multiple stages with clocks [pulses] interconnected thereto [0068] comprising:

- Storing operand data in a first stage [554] of one or more storage components [inherently, a storage component in the broadest interpretation is needed to receive data for processing] residing in the execution unit [0068, 0077].
- Transmitting the operand data [cordic processing] from the first stage to a first combinatorial logic [554] residing in the execution unit [0068, 0077].
- Processing the operand data in the first combinatorial logic [0062, 0068, 0077].

Art Unit: 2116

- Generating first output data from the first combinatorial logic [0062, 0068, 0077].
- Storing the first output data in a second stage [556] of one or more storage components residing in the execution unit [0068, 0077-78].
- Transmitting the first output data [cordic processing] from the second stage to a second combinatorial logic [556] residing in the execution unit [0062].
- Processing the first output data in the second combinatorial logic [0062, 0068, 0077].
- Generating second output data from the second combinatorial logic [0062, 0068, 0077].
- Generating an instruction-valid control bit [control signal] [0081].
- In response to the instruction-valid control bit, dynamically controlling the first and second clocks by selectively disabling at least one local clock buffer [associated with enablement of clocks] to prevent switching of only the first clock or only the second clock [0081].

16. Khan did not disclose explicitly that the clocks are to be operational only during a period of time when the operand data is processed by the combinatorial logic or discuss a scan mode.

17. Fletcher discloses a method for dynamic power management in an execution unit [300] using pipeline wave flow control having multiple stages with clocks interconnected thereto [fig.3; col.1, ll.35-47] comprising:

- Storing operand data in a first stage [310.1] of one or more storage components [inherently, a storage component in the broadest interpretation is needed to receive data for processing] residing in the execution unit [col.4, ll.6-26].
- Transmitting the operand data from the first stage to a first combinatorial logic [310.1] residing in the execution unit, wherein the clock of the first stage [320.1] is operational



Art Unit: 2116

only during a first period of time when the operand data is processed by the first combinatorial logic [col.4, ll.1-60].

- Processing the operand data in the first combinatorial logic [col.4, ll.1-60].
- Generating first output data from the first combinatorial logic [col.4, ll.1-60].
- Storing the first output data in a second stage [310.2] of one or more storage components [inherently, a storage component in the broadest interpretation is needed to receive data for processing] residing in the execution unit [col.4, ll.6-26].
- Transmitting the first output data from the second stage to a second combinatorial logic [310.2] residing in the execution unit, wherein the clock of the second stage is operational only during a second period of time when the first output data is processed by the second combinatorial logic [col.4, ll.1-60].
- Processing the first output data in the second combinatorial logic [col.4, ll.1-60].
- Generating second output data from the second combinatorial logic [col.4, ll.1-60].
- Generating an instruction-valid control bit [valid, enable signal] [col.3, ll.19-25; ll.53-67].
- In response to the instruction-valid control bit, dynamically controlling the first and second clocks by disabling at least one local clock buffer to prevent switching of the first clock or the second clock [col.4, ll.48-63; deactivate valid signal would deactivate the clock when first stage is not to be used].
- Generating a scan mode signal [override], wherein in response to the scan mode signal, the instruction valid control bit enables the first clock and the second clock [col.6, ll.14-23].

Art Unit: 2116

18. It would have been obvious to one of ordinary skill in the art, having the teachings of Fletcher and Khan before him at the time the invention was made, to modify the execution unit taught by Khan to include the teachings of Fletcher, in order to obtain the claimed method. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to store reduce power consumption and avoid contentions during startup [Fletcher: col.1, 1.63 – col.2, 1.6; col.6, 11.23-32].

19. Claims 4-6, 7, 9, 14-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Khan and Fletcher as applied to claim 1 above, and further in view of Sutherland, US Patent 6304125.

20. In re claim 4, Khan and Fletcher disclose each and every limitation of the claim as discussed above in reference to claim 1. Khan and Fletcher did not discuss the details of data origination or destination.

21. Sutherland discloses a microprocessor [abstract], comprising an integrated storage component [12] configured for storing the operand data, the integrated storage component being connected to the first stage [s1] for providing the operand data to the first stage and being connected to the second combinatorial logic [s5] for receiving the second output data from the second combinatorial logic [fig.1; col.3, 1.55 – col.4, 1.17].

22. It would have been obvious to one of ordinary skill in the art, having the teachings of Khan, Fletcher and Sutherland before him at the time the invention was made, to modify the microprocessor taught by Khan and Fletcher to include the integrated storage component taught by Sutherland, as the integrated storage component taught by Sutherland is a well known component suitable for use with the microprocessor of Khan and Fletcher. One of ordinary skill

Art Unit: 2116

in the art would have been motivated to make such a combination as it provides a way to store operands before and after pipeline processing [Sutherland: col.3, l.55 – col.4, l.17].

23. As to claim 5, Khan, Fletcher and Sutherland disclose each and every limitation of the claim as discussed above in reference to claims 2 and 4.

24. As to claim 6, Sutherland discloses the microprocessor wherein the first stage comprises one or more latches, and wherein the second stage comprises one or more latches [col.3, l.55 – col.4, l.17].

25. As to claim 7, Sutherland discloses a microprocessor [abstract], comprising an integrated storage component [12] configured for storing the operand data, the integrated storage component being connected to the first stage [s1] for providing the operand data to the first stage and being connected to the second combinatorial logic [s5] for receiving the second output data from the second combinatorial logic, wherein the integrated storage component comprises an array [register file] [fig.1; col.3, l.55 – col.4, l.17].

26. As to claim 9, Khan, Fletcher and Sutherland disclose each and every limitation of the claim as discussed above in reference to claims 3 and 4.

27. As to claim 14, Khan, Fletcher and Sutherland disclose each and every limitation of the claim as discussed above in reference to claim 11 and 4.

28. As to claim 15, Khan, Fletcher and Sutherland disclose each and every limitation of the claim as discussed above in reference to claim 11 and 5.

29. As to claim 16, Khan, Fletcher and Sutherland disclose each and every limitation of the claim as discussed above in reference to claim 11 and 9.

Art Unit: 2116

30. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Khan and Fletcher as applied to claim 1 above, and further in view of Kopser et al., US Patent 6629250, hereinafter Kopser.

31. Khan and Fletcher taught each and every limitation of the claim, as discussed above in reference to claim 1. Khan and Fletcher did not discuss the details of the stage components.

32. Kopser discloses a storage component comprising a master latch [20] configured for storing an operand data and being clocked by a first master clock [ckm] derived from a first clock [ck] and a slave latch [22] connected to the master latch for receiving the operand data [dm] from the master latch and storing the operand data, the slave latch being configured for being clocked by a first slave clock [36] derived from the first clock [fig.2; col.3, l.31 – col.4, l.4].

33. It would have been obvious to one of ordinary skill in the art, having the teachings of Khan, Fletcher and Kopser before him at the time the invention was made, to modify the microprocessor taught by Khan and Fletcher to include the storage component taught by Kopser, in order to obtain the microprocessor wherein each storage component in the first stage comprises a master latch configured for storing the operand data and being clocked by a first master clock derived from the first clock and a slave latch connected to the master latch for receiving the operand data from the master latch and storing the operand data, the slave latch being configured for being clocked by a first slave clock derived from the first clock. One of ordinary skill in the art would have been motivated to make such a combination as it provides a way to ensure synchronization of data transfer necessary for proper operations [Kopser: col.1, l.14 – col.2, l.43].

*Allowable Subject Matter*

34. Claim 18 is allowed.

35. The following is a statement of reasons for the indication of allowable subject matter: the claim is allowable because none of the references cited, either alone or in combination discloses or renders obvious a microprocessor “for executing at least one instruction... comprising... control logic that is at least configured to... generate at least two instruction-valid control bits... enable the first clock and second clock in response to a scan mode signal... disable the first clock by the first instruction-valid control bit in response to a first stop control signal and disable the second clock by the second instruction-valid control bit in response to a second stop control signal...”

*Response to Arguments*

36. Applicant's arguments filed February 28, 2006 have been considered but are moot in view of the new ground(s) of rejection.

*Conclusion*

37. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

Art Unit: 2116

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tse Chen whose telephone number is (571) 272-3672. The examiner can normally be reached on Monday - Friday 9AM - 5PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Browne can be reached on (571) 272-3670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tse Chen  
March 17, 2006



**LYNNE H. BROWNE**  
**SUPERVISORY PATENT EXAMINER**  
**TECHNOLOGY CENTER 2100**